



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO.  | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.        | CONFIRMATION NO.       |
|--|-------------|----------------------|----------------------------|------------------------|
| 10/618,284   | 07/11/2003  | Peter Brookes        | 15114H-067600US            | 4798                   |
| 20350 7590 02/04/2009<br>TOWNSEND AND TOWNSEND AND CREW, LLP<br>TWO EMBARCADERO CENTER<br>EIGHTH FLOOR<br>SAN FRANCISCO, CA 94111-3834 |             |                      | EXAMINER<br>ALHJJA, SAIF A |                        |
|  |             |                      | ART UNIT<br>2128           | PAPER NUMBER           |
|  |             |                      | MAIL DATE<br>02/04/2009    | DELIVERY MODE<br>PAPER |

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

**Application No.**

10/618,284

**Applicant(s)**

BROOKES ET AL.

**Examiner**

SAIF A. ALHIJA

**Art Unit**

2128

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 28 October 2008.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1.5-16, 18, 19 and 24-37 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1.5-16, 18, 19 and 24-37 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☒ The drawing(s) filed on 11 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

1. Claims 1, 5-16, 18-19, and 24-37 have been presented for examination.

Claims 2-4, 17, and 20-23 have been cancelled.

Claim 37 is newly presented.

**Response to Arguments**

2. Applicant's arguments filed 28 October 2008 have been fully considered but they are not persuasive.

**PRIOR ART ARGUMENTS**

i) Applicants argue that Kim does not teach **"the variable synchronization parameter limiting a maximum number of processor clock periods of the second simulation per period of a reference clock of the host machine."** The Examiner argues that Kim deals with a synchronization method that is a step forward in the art and then compares that with the previous method of synchronization. In the comparison the reference clearly recites that, as per Section IV-A, previous methods of synchronization required the global and local clocks to be synchronized in order to preserve the correctness of the simulation. This is shown as per Figure 3a where the SDF is predetermined at compile time in order to not allow the block execution to occur until its preceding execution has completed the necessary steps for the current block to execute correctly. Further, the claim states that the second simulation is limited based on a number of clock periods in relation to the host machine. The Examiner notes that this method is required in the synchronization recited in the reference since the preceding methods discussed utilized the clock periods of the block executions to limit the subsequent block executions from executing early, see the time periods discussed in Figure 3 and 5. The Examiner notes that Applicants have not elaborated on precisely how the calculation of the variable parameter is determined since the claim merely recites that the simulations are limited based on their clock periods with respect to a global clock which the reference acknowledges to be the preceding method of synchronization. Basically, in order to synchronize two simulators the methodology relies on the clock periods of the simulators running. It is unclear how any other way could be used to determine appropriate timing for the synchronization since processors rely solely on clock periods to perform any and all actions. This is reinforced by the recitation in Ghosh Section 4, paragraph 3, **"The simulation period is decided on the basis of the timing accuracy required for simulation and is usually chosen to be the time between successive clock transitions of the processor/bus clock."** Applicants are encouraged to further elaborate the claim language in order to patentably

Art Unit: 2128

distinguish the synchronization they intend to claim with that recited in the reference and known in the art as a preceding method. Therefore the rejection is **MAINTAINED**.


- ii) In Section B of Applicants remarks, they state that Kim and Ghosh do not teach:

*B. inter-process communications protocol connection*

Kim and Ghosh also do not teach or suggest, as recited in amended claim 1,

running a macro in the first software simulation system to set up an inter-process communications protocol connection therein, wherein the inter-process communications protocol connects to the second software simulation system;  
controlling the first software simulation system using the second software simulation system that is running ahead of the first software simulation system, the socket allowing for communication between the second software simulation system and the first software simulation system;

The Examiner notes that the first limitation argued in the portion presented above is not present in the claims. The claims make no mention of "running a macro..." The claim as presented recite **"setting up an inter-process communications protocol connection in the first software simulation system, the inter-process communications protocol being configured to connect to the second software simulation system."** As per the recitation presented the Examiner argues that the as per Figure 1c reproduced below the reference clearly recites communications between multiple simulators.



Art Unit: 2128

The arrows indicate communication pathways between simulators B, C, and D. The Examiner is unclear as how the clearly presented arrows both presented by the Examiner and present in the reference do not show the communication pathways between multiple simulators. The Examiner is further unclear as how defining the backplane shown in the reference reads over the claims as presented. Therefore the rejection is **MAINTAINED**.

iii) Applicants argue that the limitations of claims 15 and 29 are not anticipated by the references due to the presence of a backplane and the references would have no reason for the limitations presented. The Examiner notes that these arguments do not address the merits of the rejections of claims 15 and 29, specifically the citations of Ghosh presented below indicating the references teaching of a debugger and an interactive aspect. Applicants are respectfully directed to **KSR, 550 U.S. at \_\_\_, 82 USPQ2d at 1391** which reads **"The Supreme Court further stated that: When a work is available in one field of endeavor, design incentives and other market forces can prompt variations of it, either in the same field or a different one. If a person of ordinary skill can implement a predictable variation, § 103 likely bars its patentability. For the same reason, if a technique has been used to improve one device, and a person of ordinary skill in the art would recognize that it would improve similar devices in the same way, using the technique is obvious unless its actual application is beyond his or her skill. Id. at \_\_\_, 82 USPQ2d at 1396."** (Emphasis added) The Examiner cannot see how a person of ordinary skill in the art would lack the skill to combine the references nor can the Examiner see how the resultant of the claims would be beyond the skill of one of ordinary skill in the art. Therefore the rejection is **MAINTAINED**.

#### **EXAMINERS NOTE**

iv) Examiner has cited particular columns and line numbers in the references applied to the claims for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in their entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner.

v) The Examiner respectfully requests, in the event the Applicants choose to amend or add new claims, that such claims and their limitations be directly mapped to the specification, which provides support for the subject matter. This will assist in expediting compact prosecution.

Art Unit: 2128

vi) Further, the Examiner respectfully encourages Applicants to direct the specificity of their response with regards to this office action to the broadest reasonable interpretation of the claims as presented. This will avoid issues that would delay prosecution such as limitations not explicitly presented in the claims, intended use statements that carry no patentable weight, mere allegations of patentability, and novelty that is not clearly expressed.

**Claim Rejections - 35 USC § 103**

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. **Claims 1, 5-16, 18-19, and 24-37 are rejected** under 35 U.S.C. 103(a) as being unpatentable over **Kim et al. "Combined Data-Driven and Event-Driven Scheduling Technique for Fast Distributed Cosimulation"**, hereafter **Kim** in view of **Ghosh et al. "A Hardware-Software Co-simulator for Embedded System Design and Debugging"**, hereafter **Ghosh**.

**Regarding Claim 1:**

**The reference discloses** A method in a host machine for validating a design for a system which comprises a software element, and first and second hardware components, the software element being for execution on the second hardware component, and the first and second hardware components being operable to interact with one another, the method comprising the steps of:

simulating operation of the first hardware component in a first software simulation system; **(Kim. Figure 5, HW)**

simulating the software element and the second hardware component in a second software simulation system; **(Kim. Figure 5, SW)**

receiving a variable synchronization parameter; **(Kim. Section III, paragraph 4, “In the centralized approach, the central controller manages the component simulators with the information on how far the local clock of the simulator can advance.”)**

running the second software simulation system asynchronously with, and ahead of, the first software simulation system, wherein the second software simulation system advances at most by a number of processor cycles set in the variable synchronization parameter **before the first software simulation advances by a clock cycle**, the variable synchronization parameter limiting a maximum number of processor clock periods of the second simulation per period of a reference clock of the host machine; **(Kim. Section III, paragraph 4, “In the centralized approach, the central controller manages the component simulators with the information on how far the local clock of the simulator can advance.”)**

**setting up an inter-process communications protocol connection in the first software simulation system, the inter-process communications protocol being configured to connect to the second software simulation system; (Kim. Abstract, “intersimulator communications”. Figure 1. c)**

controlling the first software simulation system using the second software simulation system that is running ahead of the first software simulation system, a socket allowing for communication between the second software simulation system and the first software simulation system; and **(Kim. Abstract, “intersimulator communications”)**

wherein the first software simulation system and the second software simulation system are implemented in separate processing threads within the host machine providing more rapid simulation of software instructions in the second software simulation system than the simulation of instructions in the first software simulation system. (**Kim, Section B, Paragraph 2,** "The first three sets have a single task graph and the next three sets have two disconnected task graphs. Tasks mapped to the SW component are simulated sequentially in an SW simulator, while we use a separate HW simulator process for each task mapped to the HW component.)

**Kim does not explicitly recite** analyzing a result from the first and second software simulation systems and validating the design for the system,

**However Ghosh discloses** analyzing a result from the first and second software simulation systems and validating the design for the system. (**Ghosh, Page 156, Bottom Right, "to provide adequate debugging capability for both hardware and software" and "to provide means for evaluation of performance metrics."**)

**Kim does not explicitly recite threads but rather recites tasks.** Ghosh further discloses separate processing threads within the host machine (**Ghosh, Page 157, top right, "The co-simulator is implemented as a multithreaded program to allow easy integration of stand alone simulators."**)

**Kim and Ghosh are analogous art in Hardware Software CoSimulation.**

It would have been obvious to one of ordinary skill in the art at the time of invention to analyze and validate as per **Ghosh** the simulation of **Kim** in order to determine if the resultant design is working correctly and further with respect to threads see citation of Ghosh Page 157 top right.

#### **Regarding Claim 5:**

**The reference discloses** A method as claimed in claim 1, further comprising:  
connecting the second software simulation system to the interprocess communications protocol connection in the first software simulation system; (**Kim, Abstract, "intersimulator communications"**)

**Kim does not explicitly recite** connecting a software debugger to the second software simulation system;  
and controlling the first software simulation system from the software debugger via the second software simulation system using the interprocess communications protocol.



**However Ghosh discloses** connecting a software debugger to the second software simulation system;  
**(Ghosh. Abstract, "debugging software")**

and controlling the first software simulation system from the software debugger via the second software simulation system using the interprocess communications protocol. **(Ghosh. Abstract, "debugging software")**

It would have been obvious to one of ordinary skill in the art at the time of invention to debug as per **Ghosh** the simulation of **Kim** in order to determine if the resultant design is working correctly.

**Regarding Claim 6:**

**The reference discloses** A method as claimed in claim 1, further comprising:

**Kim does not explicitly recite** connecting a software debugger to the communications protocol connection;

and controlling the first software simulation system from the software debugger using the inter-process communications protocol.

**However Ghosh discloses** connecting a software debugger to the communications protocol connection;  
**(Ghosh. Abstract, "debugging software")**

and controlling the first software simulation system from the software debugger using the inter-process communications protocol. **(Ghosh. Abstract, "debugging software")**

It would have been obvious to one of ordinary skill in the art at the time of invention to debug as per **Ghosh** the simulation of **Kim** in order to determine if the resultant design is working correctly.

**Regarding Claim 7:**

**The reference discloses** A method as claimed in claim 5 or 6, wherein the inter-process communications protocol is TCP/IP and the connection is a TCP/IP socket. **(Kim. Section VI-C, TCP/IP)**

**Regarding Claim 8:**

**The reference discloses** A method as claimed claim 1, wherein the second hardware component includes a processor. **(Kim. Section 1, “programmable processors”) (Ghosh. Abstract, “processors”)**

**Regarding Claim 9:**

**The reference discloses** A method as claimed in claim 8, wherein the processor is an embedded processor. **(Kim. “embedded system design”) (Ghosh. Section 2, “embedded processor”)**

**Regarding Claim 10:**

**The reference discloses** A method as claimed in claim 1, wherein the hardware component includes processor peripheral devices. **(Kim. Section 1, “programmable processors”) (Ghosh. Abstract, “processors”)**

**Regarding Claim 11:**

**The reference discloses** A method as claimed in claim 10, wherein the peripheral devices are embedded. **(Kim. “embedded system design”) (Ghosh. Section 2, “embedded processor”)**

**Regarding Claim 12:**

**Kim does not explicitly recite** A method as claimed in claim 1, wherein the first software simulation system is implemented using a hardware description language (HDL) simulation environment.

**However, Ghosh discloses** method as claimed in claim 1, wherein the first software simulation system is implemented using a hardware description language (HDL) simulation environment. **(Ghosh, Page 157, top left, “Verilog”)**

**It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize HDL as disclosed in Ghosh for the simulation in Kim since HDL is well known method for programming hardware.**

**Regarding Claim 13:**

Art Unit: 2128

**Kim does not explicitly recite** A method as claimed in claim 1, wherein the second simulation is implemented using a C model.

**However, Ghosh discloses** A method as claimed in claim 1, wherein the second simulation is implemented using a C model. (Ghosh, Page 161, top right “written in C”)

**It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize C as disclosed in Ghosh for the simulation in Kim since C is well known programming language.**

**Regarding Claim 14:**

**The reference discloses** A method as claimed in claim 1, wherein the first hardware component is a programmable logic device. (Kim, Section I, “programmable processors”) (Ghosh, Introduction, Paragraph 2, “FPGA”)

**Regarding Claim 15:**

**The reference discloses** A method in a hardware environment for controlling a simulation of a system using a software debugger, the simulation useful for validating a design of the system wherein the system comprises a software element, and first and second hardware components, the software element being for execution on the second hardware component and the first and second hardware components being operable to interact with one another, the method comprising the steps of:

simulating the first hardware component in a first software simulation in the hardware environment; (Kim,

**Figure 5, HW)**

simulating the software element and the second hardware component in a second software simulation using a software model embedded within the hardware environment, the first software simulation and the second software simulation being implemented in separate processing threads within the hardware environment; (Kim, Figure 5, SW)

**setting up an inter-process communications protocol connection in the first software simulation system, wherein the inter-process communications protocol connects to the second software simulation system; (Kim, Abstract, “intersimulator communications”. Figure 1 c.)**

Art Unit: 2128

receiving a variable synchronization parameter; **(Kim, Section III, paragraph 4, “In the centralized approach, the central controller manages the component simulators with the information on how far the local clock of the simulator can advance.)**

running the second software simulation asynchronously with, and ahead of, the first software simulation, wherein the second software simulation advances at most by a number of processor clock cycles set in the variable synchronization parameter **before the first software simulation advances by a clock cycle**, the variable synchronization parameter limiting a maximum number of processor clock periods of the second simulation per period of a reference clock of the hardware environment; **(Kim, Section III, paragraph 4, “In the centralized approach, the central controller manages the component simulators with the information on how far the local clock of the simulator can advance.)**

controlling the first software simulation of the hardware component from the software debugger through the second software simulation using the inter-process communications protocol; **(Kim, Abstract, “intersimulator communications”)** and

**Kim does not explicitly recite** validating the design of the system using the first and second software simulations

and connecting the software debugger to the software model of the second software simulation embedded in the hardware environment;

**However Ghosh discloses** validating the design of the system using the first and second software simulations. **(Ghosh, Page 156, Bottom Right, “to provide adequate debugging capability for both hardware and software” and “to provide means for evaluation of performance metrics.”)**

and connecting the software debugger to the software model of the second software simulation embedded in the hardware environment; **(Ghosh, Abstract, “debugging software”)**

**Kim does not explicitly recite threads but rather recites tasks.** Ghosh further discloses separate processing threads within the host machine **(Ghosh, Page 157, top right, “The co-simulator is implemented as a multithreaded program to allow easy integration of stand alone simulators.”)**

**Kim and Ghosh are analogous art in Hardware Software CoSimulation.**

Art Unit: 2128

It would have been obvious to one of ordinary skill in the art at the time of invention to debug, analyze, and validate as per **Ghosh** the simulation of **Kim** in order to determine if the resultant design is working correctly and further with respect to threads see citation of **Ghosh** Page 157 top right.

**Regarding Claim 16:**

**The reference discloses** A method as claimed in claim 15, further comprising the step of:  
connecting the software debugger to inter-process communications protocol connection. (**Kim, Abstract, “intersimulator communications”**) (**Ghosh, Page 156, bottom left, “distributed communicating processes”**)

**Regarding Claim 18:**

**The reference discloses** A method as claimed in claim 15, wherein the inter-process communications protocol is TCP/IP and the connection is a TCP/IP socket. (**Kim, Section VI-C, TCP/IP**)

**Regarding Claim 19:**

**The reference discloses** A method as claimed in claim 15, wherein the step of simulating the second hardware component comprises simulating a processor and one or more peripheral devices with which the one or more processors interact directly. (**Kim, Section I, “programmable processors”**) (**Ghosh, Abstract, “processors”**)

**Regarding Claim 24:**

**The reference discloses** A method as claimed in claim 15, wherein the second hardware component includes embedded processors. (**Kim, “embedded system design”**) (**Ghosh, Section 2, “embedded processor”**)

**Regarding Claim 25:**

**The reference discloses** A method as claimed in claim 15, wherein the second hardware component includes embedded peripheral devices. (**Kim, “embedded system design”**) (**Ghosh, Section 2, “embedded processor”**)

Art Unit: 2128

**Regarding Claim 26:**

**Kim does not explicitly recite** A method as claimed in claim 15, wherein the first simulation is implemented using a hardware description language (HDL) simulation environment.

**However Ghosh discloses** A method as claimed in claim 15, wherein the first simulation is implemented using a hardware description language (HDL) simulation environment. (**Ghosh, Page 157, top left, “Verilog”**)

**It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize HDL as disclosed in Ghosh for the simulation in Kim since HDL is well known method for programming hardware.**

**Regarding Claim 27:**

**Kim does not explicitly recite** A method as claimed in claim 15, wherein the second simulation is implemented using a C model.

**However Ghosh discloses** A method as claimed in claim 15, wherein the second simulation is implemented using a C model. (**Ghosh, Page 161, top right “written in C”**)

**It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize C as disclosed in Ghosh for the simulation in Kim since C is well known programming language.**

**Regarding Claim 28:**

**The reference discloses** A method as claimed in claim 15, wherein the first hardware component is a programmable logic device. (**Kim, Section I, “programmable processors”**) (**Ghosh, Introduction, Paragraph 2, “FPGA”**)

**Regarding Claim 29:**

**The reference discloses** A method for providing an I/O interface for a simulation model to allow the simulation of interactive programs in a hardware environment for use in system validation, the method comprising:

Art Unit: 2128

simulating a software element in a first software simulation using a software model in a first processing thread in the hardware environment; (Kim. Figure 5, SW)

simulating an embedded input/output device within the simulation model in a second software simulation to produce an input/output device model in a second processing thread, the first software simulation running ahead of the second software simulation (Kim. Section B, Paragraph 2, "The first three sets have a single task graph and the next three sets have two disconnected task graphs. Tasks mapped to the SW component are simulated sequentially in an SW simulator, while we use a separate HW simulator process for each task mapped to the HW component.) the first and second software simulations being synchronized using a reference clock parameter that limits a maximum number of processor clock periods of the first processing thread per clock period of the second processing thread, wherein the reference clock parameter is selectable; (Kim. Section III, paragraph 4, "In the centralized approach, the central controller manages the component simulators with the information on how far the local clock of the simulator can advance.)

connecting the input/output device model to a terminal emulator using an inter-process communications protocol; (Kim. Abstract, "intersimulator communications")

setting up an inter-process communications protocol connection in the software model, wherein the inter-process communications protocol connects to the input/output device model; (Kim. Abstract, "intersimulator communications". Figure 1 c)

polling the input/output device model for the transferred information using the inter-process communications protocol connection in the software model. (Kim. Section V, paragraph 4, "polling scheme")

Kim does not explicitly recite running an interactive program in the terminal emulator to transfer information to the input/output device model (Kim discloses the transfer for information as per the Abstract, "intersimulator communications"), and

validating the design of the system.

However Ghosh discloses running an interactive program in the terminal emulator to transfer information to the input/output device model, (Ghosh. Section 3.3, "human interaction with the system being simulated.") and

Art Unit: 2128

validating the design of the system. (**Ghosh, Page 156, Bottom Right, “to provide adequate debugging capability for both hardware and software” and “to provide means for evaluation of performance metrics.”**)

**Kim does not explicitly recite threads but rather recites tasks.** Ghosh further discloses separate processing threads within the host machine (**Ghosh, Page 157, top right, “The co-simulator is implemented as a multithreaded program to allow easy integration of stand alone simulators.”**)

**Kim and Ghosh are analogous art in Hardware Software CoSimulation.**

It would have been obvious to one of ordinary skill in the art at the time of invention to provide an interface, analyze and validate as per **Ghosh** the simulation of **Kim** in order to determine if the resultant design is working correctly and further with respect to threads see citation of Ghosh Page 157 top right.

**Regarding Claim 30:**

**The reference discloses A method as claimed in claim 29, the method further comprising: providing separate processing threads for the embedded input/output device to allow concurrent user inputs and outputs. (Kim, Section IV-A, paragraph 2, “hardware component where block can be executed concurrently.”) (Ghosh, Page 161, bottom right, “it was shown that suppression of periodic signals during concurrent fault simulation can produce significant savings in simulation time.”)**

**Regarding Claim 31:**

**The reference discloses A method as claimed in claim 29, wherein the inter-process communications protocol is TCP/IP. (Kim, Section VI-C, TCP/IP)**

**Regarding Claim 32:**

**Kim does not explicitly recite A method as claimed in claim 29, wherein the input/output device is a UART device.**

**However Ghosh discloses A method as claimed in claim 29, wherein the input/output device is a UART device. (Ghosh, Figure 1, UART Simulator)**



Art Unit: 2128

**It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize a UART device as in Ghosh in the simulation of Kim since UART is a well known communication device.**

**Regarding Claim 33:**

**Kim and Ghosh do not explicitly recite** A method as claimed in claim 29, wherein the input/output device is an Ethernet MAC device.

**It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize an Ethernet MAC device since it is a well known communications device.**

**Regarding Claim 34:**

**Kim and Ghosh do not explicitly recite that** host machine comprises a plurality of processors.

However it would have been obvious to one of ordinary skill in the art at the time of the invention to utilize a plurality of processors since as per **Kim, Section VII** the cosimulation is distributed and can be performed at multiple geographic locations which implies multiple processors and further **Ghosh on page 156 right**, discusses the simulation of multiple processors. Further multiple processors are a well known method of making good use of hardware resources and increasing speed by dividing up the work amongst multiple processors.

**Regarding Claim 35:**

**The reference discloses** The method as claimed in claim 34, the method further comprising: setting a first software simulation variable, wherein the setting specifies synchronous or asynchronous simulation between the first software simulation system and the second software simulation system. (**Kim, Section IV-A, “Virtual Synchronization”**)

**Regarding Claim 36:**

**The reference discloses** The method as claimed in claim 35, wherein asynchronous simulation uses thread scheduling of the host machine. (**Kim, Figure 3, SW/HW Scheduling. Section B, Paragraph 2,” The first three sets have a single task graph and the next three sets have two disconnected task graphs. Tasks mapped to the**

**SW component are simulated sequentially in an SW simulator, while we use a separate HW simulator process for each task mapped to the HW component.)**

**Regarding Claim 37:**

**The reference discloses** A method as claimed in claim 1, wherein the controlling the first software simulation system using the second software simulation system comprises the second software simulation system sending control commands to the first software simulation system, to which the first software simulation system responds. **(Kim, Figure 1 c. See Section 2.ii above)**

**Conclusion**

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

5. All Claims are rejected.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to SAIF A. ALHIJA whose telephone number is (571)272-8635. The examiner can normally be reached on M-F, 11:00-7:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah can be reached on (571) 272-22792279. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Art Unit: 2128

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAA

/Kamini S Shah/  
Supervisory Patent Examiner, Art Unit 2128

January 29, 2009